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A 20-MHz Sixth-Order BiCMOS ParasiticInsensitive Continuous-Time Filter and Second-Order Equalizer Optimized for Disk-Drive Read Channels
Carlos A. Laber, A4ember, IEEE, and Paul R. Gray, Fellow, IEEE Abstract-A fast parasitic-insensitive continuous-time filter and equalizer integrated circuit that uses an active integrator is described.
Circuit techniques for excess-phase cancellation and for setting the corner-frequency of the filter and equalizer are also described.
These techniques result in a filter and equalizer chip with performance independent of process, supply, and temperature without employing phase-lock loops. The 20-MHz sixth-order
Bessel filter and second-order equalizer operate from 5 V, and generate only 0.24% (-52 dB) of total harmonic distortion when processing 2-VP-P differential output signals. The device is optimized to limit high-frequency noise and to amplitude equalize the data pulses in hard disk read-channel systems. The device supports data rates of up to 36 Mb/s, and is built in a 1.5-~m, 4-GHz BiCMOS technology.
I. INTRODUCTION H IGH-frequency continuous-time filters have tradition-
ally utilized a basic passive integrator consisting of a transconductance stage driving a passive integrating capacitor
[1], [3] . Fig. l(a) conceptually illustrates this structure, in simplified form. These approaches have been attractive for several reasons, among which are their simplicity, and a generally smaller excess phase and power dissipation. These simpler passive integrators, however, are extremely susceptible to frequency response variations due to the parasitic capacitance associated with the parasitic-sensitive output nodes of the transconductor. As shown in Fig. 1(a) , the total integrating capacitor consists not only of the extrinsic capacitor Ca, but also of the intrinsic parasitic capacitor CP resulting from parasitic diodes, overlaps, crossings, strays, fringing effects, and so on. All of these parasitic capacitances have highly uncontrollable values, and are difficult to characterize accurately. This makes the filter much more difficult to design and manufacture. One of the consequences is that the filter requires a significantly wider trimming range in order to tune the comer frequency. In addition, some parasitic capacitances, such as semiconductor junctions, are voltage dependent, which not only makes the response sensitive to power supply variations, but also degrades the distortion performance.
Manuscript received August 31, 1992; revised October 29, 1992 An amplifier-based active parasitic-insensitive high-gain integrator is shown in Fig. 1(b) . Notice that the signal current from the transconductor is forced to flow through a capacitor connected in the feedback loop of a high-gain high-speed amplifier. The high gain of this amplifier in a feedback loop makes the input of the amplifier behave as a virtual ground, thus preventing any signal current from flowing into and charging the input parasitic capacitance. This makes the comer frequency of this integrator insensitive to parasitic capacitance. Section II discusses the application of this filter and the equalizer, Section III describes the circuit details of the filter, and Section IV describes the filter and equalizer chip, and the circuit details of the equalizer. Next, the experimental results are shown in Section V and the conclusions given in Section VI.
II. THE HARD DISK-DRIVE READ CHANNEL
The block diagram of a typical hard disk-drive read-channel is shown in Fig. 2 . The signal, which is usually in the microvolt region, is first picked up by the magnetic read head, and amplified by the fixed gain of the read amplifier.
Next, the data pulses are further amplified by an automatic gain control (AGC) loop that sets the signal level between 1 and 2 VP-P measured differentially. This loop is composed of the AGC amplifier, the filter, and the equalizer. 'The device described in this paper implements both the filter and equalizer functions in a single chip. The functiotn of the filter is to limit the amount of high-frequency noise by providing a wellcontrolled low-pass characteristic. This increases the signalto-noise ratio and improves the error-rate performance of the system. The equalizer compensates for the uncontrolled lowpass characteristic of the channel, which causes intersymbol interference, by providing a programmable and well-controlled high-frequency boost. This amplitude boost realizes a secondorder approximation to a cosine-equalizer response, with linear phase. The equalization allows an increased bit density on the disk, in turn allowing a higher storage capacity since pulses that are more closely ;paced can be detected reliably. This cosine equalizer is also referred to as a slimmer circuit because it literally slims the pulses in the time domain. This filter and equalizer chip also incorporates a differentiator required for the pulse detection fun :tion, with group-delay characteristics matched to the main filler independent of the corner-frequency setting.
The pulse detector i w,ues a pulse of fixed duration at the time of the data transitions, (signal peaks). This is done by performing a zero-crowing operation on the differentiated output of the filter. This pulse train is then sent to the dataseparator and decoder I]lock, which then outputs the data and the clock to the conttx her. show that the value of the total or equivalent transconductance
Gm is given by (1) where
One important feature of this transconductor is its excellent linearity, which results in a very low distortion level. The distortion level measured on actual devices is typically around -52 dB for full-scale 2-VP-P differential signals. This distortion is mostly due to variations in V& produced by the finite gm of Q1. Lower distortion values are achievable through circuit techniques that reduce the effect of V~s variations, at the expense of circuit bandwidth. These were not incorporated since this application requires approximately 40 dB of linearity. Another source of nonlinearity is mobility modulation due to the vertical field produced by V~s changes. However, this effect contributes a negligible amount of distortion in this design, and would only be important if techniques to reduce the effect of vd, changes were used, in an application that required a much higher linearity. This inherently good transconductor performance allows the design of monolithic filters that can process relatively large signal levels while maintaining low distortion, thus achieving relatively good dynamic range and signal/noise ratio performance. An important advantage of this transconductor is its high input impedance, and the very low capacitance loading that it presents to the source. In addition, the circuit achieves an excellent high-frequency behavior with very low excess phase. In the next section an integrator is discussed that incorporates a differential realization of this transconductor.
B. Integrator
The following description refers to the simplified schematic of the integrator shown in Fig. 4 . This is an example of a two-input differential BiCMOS active voltage integrator that is realized by connecting a two-input differential transconductor and an amplifier-based active capacitor. Notice that the output signal currents from both transconductors are added at the drains of the MOS devices. The advantage of this scheme, over the one that adds at the collectors of the bipolar transistors, is the smaller distortion and excess phase that results. This is mainly because the gn of the bipolar cascode transistors is larger, due to the increase (double) in the current level.
The active-capacitor current integrator consists of a highspeed high-gain transconductance amplifier and two capacitors, Cal and C'a2in the feedback loop. The transistors M2 and iW3 in series with the capacitors operate in the triode region and perform excess-phase cancellation. This is similar to an amplifier compensation technique reported in [8] , and will be further discussed in Section IV. This integrator is characterized by a time constant~1, which is given by (3) where Gm is given in (l).
Notice that T1 is only a function of the extrinsic capacitor Ci, and is not sensitive to any parasitic capacitance neither at the input of the amplifier, which is kept at virtual ground by the amplifier, nor at the output of the integrator which is driven by the amplifier.
This circuit requires an input common-mode feedback loop, which is not shown for simplicity, to set the operating bias voltage at the input of the amplifier. This also sets the source bias of M2 and M3, and increases the input common-mode rejection of the integrator. An output common-mode feedback (CMF) circuit sets the amplifier output bias voltage to a precise value VCMO. This voltage must accommodate the maximum signal swing at the amplifier output, and at the same time bias the transconductor input properly, to maintain triode-region operation over the full temperature range. This requirement stems from the fact that in most filters these integrators are connected in differential feedback' loops, which forces a direct connection between the amplifier outputs and the transconductor inputs. Also, since the output common-mode feedback loop reduces the output common-mode signals, by providing a low common-mode output impedance, the amount of common-mode signals at the transconductor input is also reduced.
The simplified schematic of the amplifier is shown in Fig. 
It is a differential
transconductance BiCMOS high-speed amplifier with bipolar input common-emitter drivers Q2 and Q3, biased by p-channel current sources iW5 and iW6. The input drivers are cascoded by common-base bipolar transistors Q4 and Q5. These devices not only increase the amplifier dc voltage gain by raising the output impedance, but also prevent the base+ollector capacitance of Q2 and Q3 from affecting the integrating time constant. The output commonmode feedback loop is closed through M4, and it is referred to ground for improved power supply rejection ratio (PSRR). The small-signal voltage gain of the integrator that results from this transconductor and amplifier combination is given by where~is the bipolar current gain and rO is the output impedance of the amplifier. For typical parameter values of this technology, AO is approximately 3000, which is large enough to implement a high-quality integrator, suitable for high-Q designs.
C. Amplifier Bias
The compensation of excess phase effects in the amplifier requires precise control of the temperature and device dependence of the amplifier bias current, as explained later in this section. The first nondominant pole of tlhe amplifier-based current integrator is related to the gmz of the bipclar input devices, while the location of the canceling zero is related to the on resistance of iW2 and iW3 in Fig. 4 . Thus, the key objective to achieve phase cancellation is to make the smallsignal transconductance gmz of the input bipolar devices track the MOS process and temperature behavior of the small-signal triode region drain-to-source conductance g<l, of ihf2 and M3.
The circuit that is used to generate the bias current of the amplifier is shown in Fig. 6 . The basic idea is to generate a voltage Av as the difference in Vbe voli ages between two bipolar devices with an emitter area ratio equal to n. This voltage, which is proportional to absolute temperature (PTAT), is then forced to match the offset voltage at the input of a MOS differential amplifier with an unbalanced aspect ratio. This is achieved by enclosing it in a feedback loop connected in unity gain, which then generates the desired output current.
The PTAT voltage is produced by Q6 and Q7 conducting the same current given by M16 and M17, and is given by Av =~in (n).
Transistor M14 increases the common-mode voltage for proper biasing of the MOS differential pair. This pair is made out of M7 and M8 such that the width of M7 is twice the width of M8. In addition, M9, MlO, and the feedback loop through Ml 1-M13 makes M7 and M8 conduct the same current 10.
This forces M8 to require a larger Vgs than M7, and it is this difference in V~s between M7 and M8 that is equal to AII as given in (5). Then, it is straightforward to show that the Notice that if one asstrrr es a typical temperature behavior for Wn of T-312, the current I. has a temperature dependency of , and gmz of I/&. This is a self-biased c rcuit which requires a start-up circuit, not shown for simplicity, in order to avoid the zero-current state. This is easily accf )mplished by forcing a small amount of current to flow between the gate of Ml 1, where the compensation capacitor C"c is connected, and ground. This forces current through M1l-M13 and the input stage, and activates the feedback 10op which then converges to the current given in (6). After cun ent is detected in M12, the start-up circuit is disabled for n xmal operation. It should be pointed out that the current 10 is insensitive to the body effect due to the common-source connection of M7 and M8. This is contrary to a similar cir[ :uit that is based on this technique and was previously discussed in [4] and implemented in a CMOS technology.
D. Excess-Phase Canct nation
A simplified schema :ic of the differential active capacitor current integrator with Excess-phase cancellation is shown in Fig. 7 . The signal cttrrer t produced by the transconductor flows differentially and it is 'presented by is. Capacitors Cl and C2 represent the total parasitic capacitance associated with the input and the output of the amplifier, respectively. The amplifier is characteri~ed by the effective transconductance g~z of the input stage. Assume first that M2 and M3 are shorted. Then, the frequency response shows a right-half plane zero due to the feedfol ward effect of C,, and a pole with a +-w 
Thus, by replacing (12) and (8) into (11), it is easy to conclude that after the initial poly-fuse trim, and by employing groundreferred biasing, the relative pole-zero location given in (11) becomes independent of process, temperature, and supply. The phase-shift contribution from all other high-frequency poles and zeroes, and the compensation of process tolerances of capacitors Ci, Cl, and C2 of Fig. 7 , is adjusted by slightly changing the value of TZ during wafer-sort trimming. This is done by adjusting the amount of 10 that flow through M18, until the group delay at the output is flat. It is clear that a certain degree of matching between the integrators is assumed for this scheme to work properly, and in practice this is indeed the case if a careful layout is implemented. The The output voltage Ii is usedin F]g. 4 to set the value of Gn,.
temperature behavior of these poles and zeroes may not track exactly as above, however, this deviation is very small and negligible here, and would probably be much more impofiant in resonators with much higher quality factors.
In summary, the most important feature of this current integrator is that in the amplifier shown in Fig. 5 , the transconductances of Q2 and Q3 are made proportional to the pn COZ of the n-channel MOS transistors. This is the key that produces a temperature-and device-independent excess-phase cancellation scheme. This technique is based upon biasing this amplifier using circuitry described above with a current 10
given by the following proportionality:
10 N pnCOzT2
which then results in the proportionality gm2 m~nCoxT.
E. Corner Frequency Setting
An important problem that needs to be resolved when designing continuous-time filters is how to set and stabilize the different integrators unity-gain frequencies that set the corner frequency (or -3-dB bandwidth) of the filter, with variations in supply, temperature, and process. Some implementations rely on control loops and an external clock [7] to set the value of G~/C (integrator unity-gain frequency), which is a function of the corner frequency, and the particular transfer function being implemented. However, the problem of clock feedthrough and start-up make these circuits difficult to manufacture. Another approach [3] makes use of the PTAT behavior of some transconductors, and relies on a PTAT current source and an external resistor to set the value of Gm. However, this scheme is only applicable to certain types of transconductors and in those cases where the PTAT behavior is highly predictable. The technique presented here is less restrictive and general enough that can be applied regardless of the transconductor, as long as it is tunable. The idea, shown in Fig. 8 , basically applies a known voltage and a known current to a replica differential transconductor in a feedback loop, and lets the loop define the G~as the ratio of the above known current and the known voltage. To increase the precision of this technique, an external resistor is used so that the Gm ratio is 
In the above equations, kT is simply a constant that is adjusted by a poly-fuse wafer-sort trim technique in order to remove the capacitor value tolerance, with the end result that the corner frequency of the filter becomes independent of supply, temperature, and process.
IV. FILTER AND EQUALIZER
A. Description
The block diagram of the filter and equalizer chip is shown in Fig. 9 . It consists of a sixth-order Bessel low-pass filter that improves the error-rate performance of the channel by reducing the high-frequency noise generated primarily by the media and the read amplifier. This filter provides a 1i nearphase response, so that the symmetry of the data pulses is not affected. The filter is composed of three fully differential biquadratic sections, each of which provides two outputs, a bandpass, and a low-pass response. The bandpass outputs from two of the sections, BQ2 and BQ3, are also used to implement the slimmer function and the output differentiator. Equalization is provided by the slimmer circuit. The name~v Obp- Fig. 10 . Second-order resonator loop with simultaneous low-pass and bandpass outputs.
slimmer refers to the fact that the data pulses actually get thinner in the time domain, as they get processed by this circuit. The slimmer response is a second-order approximation to a cosine equalizer, which is a simpler implementation (threetap with equal and negative first and third coefficients) of a fractionally spaced ( The bias block shown in Fig. 9 provides all the biasing for the rest of the chip, including the setting of the comer frequency. This frequency, as described above, is set by an external resistor, and digitally controlled by programming the integrating capacitors. The two outputs of the last biquadratic section are buffered and brought out of the chip as the lowpass and differentiated output signals. This is a very effective technique for providing a differentiated output that tracks the comer frequency of the low-pass response, and provides excellent group-delay matching performance.
The serial interface provides an easy three-wire interface to a controller. In addition to configuring the frequency response of the filter and the equalizer, the chip can be powered down through software, to reduce power dissipation, and the input to the filter can be clamped, during write mode, to allow fast recovery and prevent noise feedthrough. Another feature enabled through the interface is an autozero function that minimizes the dc offset at both outputs, to allow the filter to couple directly to the pulse detector circuit, without ac coupling capacitors.
The following section describes the second-order filter stage, and the section after that discusses the implementation of the equalizer.
B. Biquadratic Stage
This second-order resonator is realized, as shown in Fig.  10 , by connecting two integrators in a feedback loop, and by defining the quality factor Q through the loop around the first integrator. This arrangement provides two outputs; the lowpass output uolp and the bandpass output vobp. Notice that, since the output of the second integrator volp, is obtained by pure integration of vobp, thus, vobp is the differentiated 
+Q~O-+l and s The slimmer circuit is shown in Fig. 11 . This block, as mentioned above, produces a high-frequency amplitude boost with flat group delay to cancel intersymbol interference. Its high-frequency rolloff is at a high enough frequency, so as to not interfere with the Bessel low-pass response. In addition, the amount of boost is digitally programmable through the serial interface under user control. The idea here is to subtract the second derivative of the signal, amplified by a control amount, from the low-pass signal path. This is done by using as an input to the circuit in Fig.  11 , the bandpass output from the previous biquadratic stage, given by ST2U1, which is already the first derivative of the low-pass signal, as discussed above.
The circuit of Fig. 11 , then, performs the second derivative of the signal voltage through the input capacitors, which have, at all times, the same value as the integrating capacitors of the second integrator from the previous biquad, independent of the corner-frequency setting. These capacitors produce a current, given by S2Cl r2111, which is amplified by a current amplifier with gain k, made by transistors M27 -M30.
The low-pass signal-current path is produced by VI driving the transconductor Gm into the integrating node of the next resonator. Then, the resulting current z that is integrated by the next stage is given by (21) The result is that the equalizer circuit produces two real zeros, symmetric with respect to the ,jw axis, whose frequency is controlled by k, in such a way that an amplitude boost is realized without affecting the group delay.
V. EXPERIMENTAL
RESULTS
The filter and equalizer chip described above has been integrated in a BiCMOS technology that features a 1.5-~~m minimum MOS channel length, and n-p-n devices with a maximum f~of 4 GHz. Fig. 12 shows the measured typical (5 V, 25°C) low-pass output amplitude response, for three different corner frequencies spanning the whole frequency range. Also shown is the corresponding fully equalized response for each of those frequency settings. The slight peaking at high frequency is due to the slimmer circuit, and shows that the excess-phase cancellation is performing properly, producing a frequency setting independent response. Fig. 13 shows the typical differentiated-output amplitude response with the same conditions as in Fig. 12 . Notice the peaking at high frequency only occurring on the fully equalized curve, pointing again to the slimmer-circuit frequency response. Fig. 14 shows the typical group-delay response for the low-pass and differentiated outputs with and without equalization, and for the highest frequency setting of 20.25 MHz. Notice the excellent matching between the two outputs, and the negligible shift caused by equalization. This is due to the fact that no extra circuitry is used for this function, since the differentiated output is readily available from this particular biquadratic structure. The higher group delay at low frequency is due second integrator of the last biquad has not been optimally trimmed. However, the integrator maintains an almost constant -90°phase shift, to within +0.5°, even up to 50 MHz. Paul R. Gray (S'65-M'69-SM'7 6-F'81) was born in Jonesboro, AR, on Dec. 8, 1942 . He received the B. S., M. S., and Ph.D. degrees from the University of Arizona, Tucson, in 1963 , 1965 , and 1969 In (1985) (1986) , and ViceChairman of the EECS Department for Computer Resources (1988 Resources ( -1990 
